Abstract -In this paper we investigated the gate-drain access region spacing (L GD)
Impact of Gate-Drain Spacing on Low-Frequency Noise Performance of In Situ SiN Passivated InAlGaN/GaN MIS-HEMTs
Highly scaled GaN devices using the standard AlGaN barrier layer are inherently limited by short-channel effects due to low aspect ratio of the gate length to barrier layer thickness [3] . Moreover, the Al content and the thickness of AlGaN layer are limited by strain relaxation issues inducing cracks [4] . Lattice-matched AlInN has emerged as a promising alternative to AlGaN barrier layer due to the absence of stress and piezoelectric polarization [5] . AlInN spontaneous polarization is higher compared to AlGaN, allowing higher 2-DEG sheet carrier density. Also, AlInN has less surface depletion effects than AlGaN, which allows thinner barrier layers to be used while maintaining high aspect ratio down to short gate lengths with high 2-DEG charge density. The combination of AlGaN and AlInN as a quaternary (InAlGaN) allows to independently adjusting the bandgap and lattice constant to avoid the formation of cracks by controlling the builtin strain [6] . Also, the use of Al-rich InAlGaN layers has a great potential to enhance the carrier density and achieve highfrequency performances due to the increase of the spontaneous polarization [7] - [14] .
One of the major factors hindering dynamic and power performance as well as the electrical reliability of GaN-based HEMTs is the gate leakage current that might increase under high electric field. In order to reduce the leakage current under the gate and/or in the gate-drain access region, the deposition of an in situ SiN passivation layer in the metal organic vapor phase epitaxy (MOVPE) reactor has been proposed and successfully applied. The insulator layer deposited in the same growth run as the III-N heterostructure reduces the relaxation, cracking and surface roughness of the barrier layer [15] . Moreover, the low growth rate and the high growth temperature of in situ SiN layer reduce the formation of surface states and improve the performance of the 2-DEG properties. The thickness of in situ SiN gate dielectric has a significant impact on the leakage current and may also affect the drain current.
Low-frequency noise (LFN) measurements are an effective tool to investigate the material/device quality and allows to study material defects [16] , trapping effects and also to investigate the reliability of GaN-based HEMTs, especially when performed at various temperatures [17] , [18] . Besides, the in situ SiN passivation layer not only reduces 0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. significantly the gate leakage current but also potentially improves the low-frequency device noise performance [19] . In this paper, we report on the impact of the increase of gate-drain spacing (L GD ) on the performance of in situ SiN passivated InAlGaN/GaN MIS-HEMTs, grown on sapphire substrate.
A study of drain current LFN spectral density S ID is performed to identify the possible noise sources in the channel. By correlating the channel LFN contributions and the electrical parameters (maximum drain current, threshold voltage, transconductance, and leakage current), we point out that the ex situ/in situ SiN passivation layers interface is problematic for large L GD due to contaminants that induce trapping effects.
II. SAMPLE DETAILS
The InAlGaN/GaN heterostructure was grown by lowpressure MOVPE (LP-MOVPE) deposition on sapphire substrate. The devices under test have an average electron mobility of 1060 cm 2 · V −1 · s −1 and a sheet carrier density of 1.74 × 10 13 cm −2 , resulting in a sheet resistance of 340 / .
The heterostructure consists of a low-temperature GaN nucleation layer, a 1.6-μm-thick highly resistive carboncompensated GaN buffer layer, a 50-nm-thick nonintentionally doped GaN channel, followed by a 1.2-nm-thick AlN interlayer, and a 7.1-nm-thick-undoped InAlGaN layer. The given thicknesses are nominal values.
Ohmic contacts were formed directly on the top of the InAlGaN barrier layer by etching the in situ layer. A Ti/Al/Ni/Au metal stack was used, followed by a rapid thermal annealing at 875°C. Device isolation was achieved by nitrogen implantation. A Ni/Au T-gate of 2 μm length (L G ) was defined by optical lithography. An additional ex situ SiN passivation layer of 130 nm is then deposited by plasmaenhanced chemical vapor deposition.
The device has two finger gates with a total gate width of W G = 100 μm. In this paper, different gate-drain spacing from 2 to 30 μm was studied [ Fig. 1(c) ]. The schematic of the HEMT heterostructure is displayed in Fig. 1(a) .
High resolution annular dark field scanning transmission micrograph [ Fig. 1(b) ] exhibits chemical contrast and the low-z materials show a darker contrast, the observed areas are of extremely good crystalline quality with no defects [20] . As measured directly in this figure, the thickness of the layers is obtained by counting the visible (0002) lattice fringes (0.25 nm), and the agreement with the nominal thickness is attested with 1.2-1.3 nm of AlN, and 7.1-7.2 nm for the InAlGaN top layer.
III. RESULTS AND DISCUSSION
A. DC Measurements 
The gate leakage current (I G ) increases with L GD as well, but not significantly and remains much lower than in devices with Schottky gate contact. For example, I G = 100 nA/mm at V GS = −10 V and V DS = 15 V.
The drain-source resistance (R DS ) can be described as the sum of the source (R S ) and drain (R D ) contact resistances, the gate-source (R GS ) and gate-drain (R GD ) access region resistances, and the channel resistance under the gate R CH as shown in Fig. 3 and described in (1) . Hereafter the resistance values are given in · mm (normalized with 1-mm gate width) the inset shows the linear dependence of the drain-source resistance (R DS ) on the gate-drain spacing (L GD ) as follows:
R S , R D , and R GS are extracted from transmission line model (TLM) structures with W = 100 μm and four lengths (L = 2, 5, 10, and 20 μm) as shown in Fig. 5 .
From the fitting of experimental data (see dotted line in the inset of Fig. 4 )
The total TLM resistance R T in ohm is described by (4) having two terms. The first term is directly proportional to L, the separation between leads, and accounts for the contribution of the sheet resistance R sheet . The second term is twice the contact resistance R C
From the fitting of experimental data (see dotted line showed in Fig. 5 ) the normalized R T is as follows:
From (4) and (5), R C = R S = R D = 0.22 ( · mm) and the sheet resistance R sheet = 333 / similar to the value obtained by Hall measurements.
Gate-source resistance is obtained by the following equation with L GS = 1 μm:
From (3), (5), and (6), we extract the values of R GS = 0.35 · mm and R CH = 2.63 · mm.
I D -V GS and g m -V GS characteristics of MIS-HEMTs with L GD from 2 to 30 μm at V DS = 6 V are reported in Fig. 6 . Devices with L GD = 2 μm show a threshold voltage of −5.4 V. The threshold voltage is shifted to positive values by increasing L GD to achieve −4.7 V for L GD = 30 μm. This shift occurs also at very low V DS (V DS < 0.3 V) at which trapping effects are minimal. Moreover, the peak transconductance and the transconductance width decrease by increasing L GD . The gate and drain subthreshold leakage currents remain below 100 nA/mm for all the gate-drain spacing (Fig. 7) , which show the efficiency of the in situ SiN passivation. The increase of L GD induces the rise of the 2-DEG channel resistance which causes the decrease of the output current and the peak transconductance. Since in situ SiN/InAlGaN interface is considered of high quality [21] , we assume that the increase of the drain-source resistance is caused by the increase of gate-drain access resistance.
B. Low-Frequency Noise Measurements
The LFN measurement is used first as a figure of merit to investigate the material and device quality. By using the measurements performed on various gate-drain spacing, it has been possible to distinguish channel and access region noise and thus to calculate the Hooge figure of merit for the channel contribution. The power spectral density (PSD) of the drain current S ID was measured in the linear regime at V GS = 0 V for I D from 1 to 10 mA to identify the dominant noise sources in the channel with different gate-drain spacing (L GD ).
The PSD of the drain current (S ID ) is shown in Fig. 8 for different L GD . S ID varies as 1/ f γ type spectra with γ close to 1. It is worth mentioning that the noise measurements were carried out on fresh devices under stationary conditions and were reproducible. No distinct generation-recombination noise components were identified.
The PSD of the drain current decreases by increasing L GD from 2 to 30 μm. Chiu et al. [22] have reported on an increase of S ID /I 2 D with L GD extension of AlGaN/GaN HEMTs and associated the enhancement of LFN to the increase of R on .
The 1/ f γ noise of S ID is extracted from the spectrum at f = 1 Hz and plotted as function of the square of the drain current (I 2 D ). The experimental points representing the normalized PSD (S ID /I 2 D ) of the drain current are plotted against the gate-drain spacing in the linear regime at V GS = 0 V at 300 K in Fig. 9 .
The S ID /I 2 D dependence on L GD is analyzed by considering two noise sources in the channel: channel noise under the gate and channel noise in the gate-drain access region.
The source noise of the gate-source access region is not considered in our model since it is not dominant. Since, L GS = 1 μm, the gate-source noise contribution is similar to the one of gate-drain access region for L GD = 1 μm (Fig. 9) .
Based on the assumptions considered above and that the noises originating from these regions are uncorrelated, the relative PSD of the drain current can be presented as follows:
where S IRCH , S IRGD are the drain current source noise of the channel under the gate and in the gate-drain access region, respectively. By replacing R GD with its dependence on L GD from (3), (7) becomes
Dashed line in Fig. 9 represents the channel noise contribution under the gate calculated by the first term of (8) . The experimental points fit well this contribution for L GD < 10 μm. The dotted line corresponding to the channel noise contribution in the gate-drain access region is obtained from the second term of (8) . It allows to compensate the slight difference between the experimental points and the channel under the gate contribution for L GD > 10 μm. Solid line representing the total channel noise fits well the experimental points. This result shows that the dominant channel source noise contribution at V GS = 0 V is located under the gate and a slight contribution of gate-drain access region is noticed for L GD > 10 μm.
A dependence of S ID proportional to I 2 D is seen for the different L GD in Fig. 10 . The Hooge parameter (α H ) associated with the channel noise under the gate can be written as
where f is the frequency and N is the total number of carriers in the channel under the gate. The number of carriers is given by
where q is the electron charge, μ is the mobility in the channel, R CH is the channel resistance under the gate and L CH is the channel length. The Hooge parameter has been calculated for the smallest L DS device for which the access region noise is negligible. It is equal to 3.1 × 10 −4 . The value of this parameter, considered as a figure of merit for the InAlGaN/GaN interface quality, is in the range of 10 −3 − 10 −4 , pointing out the good quality of InAlGaN/GaN interface [23] - [25] . This paper shows the first LFN measurements on InAlGaN/GaN HEMTs using sub-10 nm InAlGaN layer and in situ SiN passivation layer. Sub-10 nm InAlGaN quaternary barrier combined with in situ SiN passivation layer are promising to enhance the performance of GaN-based HEMTs.
IV. CONCLUSION
The effect of gate-drain spacing on the electrical and noise performance of InAlGaN/GaN MIS-HEMTs by using in situ SiN passivation layer was investigated by dc and LFN measurements.
The increase of L GD induces the degradation of the maximum drain current and the transconductance and a positive shift of the threshold voltage. The subthreshold leakage current remains very low (<100 nA/mm) and does not increase significantly with L GD which demonstrates the efficiency of the in situ SiN passivation.
The PSD of the drain current varies as 1/ f γ noise without distinct generation-recombination noise components. The noise level decreases with L GD . The channel noise under the gate is the main contribution of the total channel noise for L GD < 10 μm while a nonnegligible contribution of the gate-drain access region is noticed for L GD > 10 μm. The low value of the Hooge parameter of the dominant channel noise (3.1 × 10 −4 ) indicates a high InAlGaN/GaN interface quality while using sub-10 nm InAlGaN barrier layer.
In order to use L GD > 10 μm to enhance the breakdown voltage of this process, a careful engineering of the in situ SiN/ex situ passivation layers interface is needed.
